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Abstract
Telegraphic noise is one of the most significant problems that arises when making sensitive measurements with lateral electrostatic
devices. In this paper we demonstrate that a wafer which had only produced devices with significant telegraph noise problems can
be made to produce ‘quiet’ devices if a thin insulator layer is placed between the gates and the GaAs/AlGaAs heterostructure. A
slow drift in the resulting devices is attributed to the trapping of charges within the specific insulator used. This charge can be
manipulated, leading to strategies for stabilizing the device.
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1. Introduction
Many sensitive experiments involving lateral devices are
negatively affected by switching noise. These devices are usu-
ally defined in the two dimensional electron gas (2DEG) within
GaAs/AlGaAs heterostructures by means of electrostatic gates.
Recently we showed that the origin of the noise lay in an in-
terrupted leakage current from the gates used to define the
device[1]. This has led to several strategies to mitigate the
noise. These include the use of ‘bias cooling’[1] which in-
volves the application of a positive voltage to the gates dur-
ing cooldown and ‘global gating’[2] which involves the appli-
cation of a negative voltage to a gate covering the whole device.
Both of these techniques increase the effective tunnel barrier at
the metal-semiconductor interface and thus lower the leakage
current and hence the noise. In this paper, we show that by
eliminating this interface altogether we are able to convert a
’noisy’ wafer, i.e. one which has a history of generating only
noisy devices, into one where the telegraph noise is eliminated.
In addition to providing a route to making useful devices from
problematic wafers, these experiments provide further evidence
for our model for the origin of the noise.
2. Experiment
While the origin of the telegraph noise lies in an interrupted
leakage current, it is an empirical fact that some wafers are
much more ‘noisy’ than others. For the experiments in this pa-
per we used our ‘noisiest’ wafer which historically had only
produced devices with significant telegraph noise problems.
For the global gate experiments, a large global gate was fab-
ricated on top of three 40 nm layers of calixarene. This number
of layers was found to be necessary to prevent shorting between
gates due to pinholes in the calixarene. In the second ’floating
gate’ experiments, QPCs and quantum dots were fabricated on
top of a 40nm single layer of calixarene in separate fabrication
runs. The layer structures are shown schematically in figure 1.
A photograph of one of the QPCs on top of the calixarene, as
well as a global gate device are also shown. Calixarene is a
class of marcomolecules with relatively low molecular weight
which is also a high resolution negative electron beam resist.
Moreover, due to its robustness upon exposure and develop-
ment, it can be employed as spacer dielectric layer between our
fabricated mesa and the fine gate structure used to form our
quantum dots. This layer was achieved by spinning calixarene
dissolved in cholorbenzene at 2000 rpm for 30 seconds and cur-
ing at 180◦C for 5 minutes. This gave a 40nm thick layer. To
produce the required gate on top of the calixarene, the sample
was then lithographically patterned by an electron beam and
developed in o-xylene. The cross-linked calixarene formed a
protective layer over the mesa and acted as a template on which
the fine gates were patterned and suspended over the mesa.
Noise tests were made by monitoring transport through the
QPC which was placed at a sensitive charge detection voltage.
Measurements were made at 1.4 K using standard low noise
transport measurement techniques. Identical results were ob-
tained on both the QPC devices and the QPCs formed within
the quantum dot devices.
3. Results and discussion
Figure 2(a) shows QPC traces from a QPC under a global
gate as the global gate voltage is varied. The QPC traces can be
seen to shift to less negative voltage values as a negative volt-
age is applied to the global gate. It is interesting to note that
in these traces the width and electron density in the QPC are
different for the same QPC plateaus. This was found, in par-
ticular, in some devices to dramatically affect the quality of the
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Figure 1: (a) Schematic representation of the global gate deposition process.
The Schottky gates are covered with a 40nm thick layer of calixarene and a
AuTi global gate is deposited on top. The calixarene serves as an insulator be-
tween small and global gates. Optical microscope photograph of a device fab-
ricated with this technique. (b) Schematic representation of the floating gates
technique. The Schottky gates are deposited on top of the calixarene layer to
remove the metal-semiconductor interface through which the leakage current
leading to telegraphic noise occurs. Optical microscope photograph of a QPC
where the small gates (yellow) can be seen on top of the calixarene layer (dark).
0.7 feature[3]. More details of this will be published elsewhere.
Figure 2(b) shows time traces for the different global gate volt-
ages. The QPC voltages are set at the point at which they are
highly sensitive to the local electrostatic environment. It can be
seen that at the more negative global gate voltages, the noise
is dramatically reduced. We find that there are some resonant
global gate voltage values at which the noise returns. Details
of these experiments will be published elsewhere. The reason
why the global gate technique works is similar to why bias cool-
ing works, i.e. the voltage values at the metal-semiconductor
interface is reduced and therefore the tunnelling barrier is in-
creased, hence the leakage current, an essential element in pro-
ducing telegraph noise, is reduced. A limitation of the global
gate technique is, however, that the same voltage adjustment is
made to all device gates at the metal-semiconductor interface
which for complicated quantum dot circuits may not be opti-
mum. It is therefore beneficial to introduce approaches which
eliminate the leakage current without the need for global gates
or bias cooling.
Figure 3 plots the conductance traces of two of the QPCs fab-
ricated using the floating gate approach. The QPCs are defined
wider than usual due to the extra 40nm distance between the
2DEG and the gates. For the same reason, the applied gate volt-
ages are much more negative over the QPC operation range. It
is apparent, however, that standard QPC behaviour is observed.
Figure 4 plots several traces of the QPC conductance for dif-
ferent time intervals. For these traces the QPC is placed at a
sensitive charge detection point. The top trace is a typical trace
from a QPC fabricated on this wafer with no insulator. A large
amount of telegraph noise can be clearly seen. The bottom three
traces are taken from the 250nm QPC for different time inter-
vals. It is clear that no telegraph noise is visible. A similar
lack of noise is obtained on all of the QPCs and quantum dots
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Figure 2: (a) QPC conductance traces taken at different global gate voltages. (b)
Time traces of the QPC set at the high sensitivity operation point for different
global gate voltages. At 0V on the global gate, telegraphic noise is measured
(black curve). As a negative voltage is applied on the global gate, the noise is
reduced.
studied in devices fabricated with the insulator spacer. This
confirms the importance of the semiconductor-metal interface
and the role of the leakage current in generating the switching
noise.
The bottom trace in figure 4 contains a single jump in the
QPC conductance. This is not, however, a telegraphic noise
jump. We have found that all devices grown with the calixarene
spacer ’relax’ in a digital fashion when a voltage is applied to
the QPC gates. The relaxation always takes place in the direc-
tion of decreased resistance. A section of a much longer trace is
shown in figure 5(a). In this trace about ten jumps can be seen
over 30 minutes. The relaxation time for reaching an equilib-
rium value with no additional strategy is close to two weeks.
It should be noted that because calixarene is a conjugated
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Figure 3: Conductance traces of two QPCs with different widths showing the
pinch-off values at more negative voltages due to the increased distance be-
tween the gates and the 2DEG.
2
No insulator barrier4sec
Insulator barrier
250nm QPC
10sec
100 sec
1000 sec
Time
Cu
rr
e
n
t
Figure 4: Time traces taken at the high sensitivity point for two QPCs: one fab-
ricated with the insulating layer (bottom three curves) and another one without
it (top curve), both on the same wafer. The top curve shows telegraphic noise,
while in the bottom three, only one event is detected over a large time scale,
which is related to charge trapping in the calixarene layer.
molecule it can trap charges and any conductivity in calixarene
likely involves the hopping of charge over defects[4]. It is there-
fore reasonable to assume that by applying a negative voltage to
the gates defining a QPC, negative charge is gradually pushed
away from the region close to the gates. Since this charge con-
tributes to the electrostatic environment within the QPC, the
current in the QPC increases (bottom trace in figure 4) or equiv-
alently, the resistance decreases (figure 5(a)). The digital nature
of the relaxation suggests that reconfigurations involving mul-
tiple charges are taking place.
To test these ideas and to identify strategies for reaching
faster relaxations we adjusted the gate voltages on the QPCs
and studied the response. An example is given in figure 5(b). In
these measurements the gate voltage applied to the QPC gates
is adjusted to maintain the resistance at a constant value, in this
case 8 kΩ. Initially, on application of a QPC gate voltage the
system slowly relaxes with the voltage becoming more nega-
tive indicating the gradual removal of negative charge in the
calixarene from the vicinity of the QPC gates. At a certain
time, a positive voltage is applied to the QPC gates and after
a 4 h period, the measurements are recommenced. The proce-
dure results in a less negative voltage to keep the QPC at 8kΩ,
confirming that negative charge within the calixarene layer has
been attracted to the vicinity of the QPC gates. The process
is reproducible as seen in the figure. On applying a negative
charge for several hours to the gates, the opposite and consistent
behavior happens. After a short charge distribution relaxation,
the system now stabilizes at a constant voltage. The gate volt-
age to maintain 8 kΩ is now more negative, suggesting the re-
moval of negative charge within the calixarene layer. However,
the charge distribution for stability is not unique since repeat-
ing the procedure again creates a stable device, but at a different
gate voltage value suggesting a different charge distribution.
4. Conclusions
We have confirmed the advantages of a global gate in reduc-
ing noise. We have further shown that a noisy GaAs/AlGaAs
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Figure 5: (a) QPC resistance as a function of time at a fixed gate voltage. Dis-
crete steps are observed and are attributed to charge dynamics within the cal-
ixarene layer. The relaxation time for reaching an equilibrium value is close to
two weeks. (b) Gate voltage required to keep the QPC resistance at 8 kΩ plotted
vs. time. The deviations from normal relaxation correspond to the application
of additional voltages to the QPC gates, as explained in the text.
wafer can be made free of telegraph noise by use of a float-
ing gate technique. These two experiments confirm our under-
standing of the noise as being due to an interrupted leakage
current at the metal-semiconductor interface. In the floating
gate approach we find a very slow drift behaviour consistent
with trapped charge in the calixarene. This charge can be ma-
nipulated by applying large positive or negative voltages to the
gates. Such operations can stabilize the device, but the charge
distribution at which this is achieved is not unique. Although
stable devices are the ultimate aim of this project, clearly it
would be optimum not to have the drift in the first place. Other
insulators are being investigated for this purpose.
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